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Abstract
The trap-induced hysteresis on the performance of a graphene field-effect transistor is experimentally diminished here by
applying consecutive gate-to-source voltage pulses of opposing polarity. This measurement scheme is a practical and suitable
approach to obtain reproducible device characteristics. Trap-affected and trap-free experimental data enable a discussion regarding
the impact of traps on static and dynamic device performance. An analytical drain current model calibrated with the experimental
data enables the study of the traps effects on the channel potential within the device. High-frequency figures of merit and the
intrinsic gain of the device obtained from both experimental and synthetic data with and without hysteresis show the importance
of considering the generally overlooked impact of traps for analog and high-frequency applications.
Index Terms
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I. INTRODUCTION
Reproducible graphene field-effect transistor (GFETs) characteristics are required in order to boost the use of circuits based
on this emerging technology, specially on the low-power high-frequency (HF) applications scenario where its extraordinary
intrinsic characteristics, e.g., high carrier mobility, can be exploited [1]. In GFETs, traps within the channel, substrate and high-
κ oxide materials, as well as at the interfaces between them, are one of the major issues affecting the device performance, i.e.,
in order to obtain hysteresis-free reproducible characteristics, the impact of traps should be diminished [2], [3]. Technological
efforts towards reducing the presence of traps in graphene-based technologies have shown a discrete success on individual
devices [3]-[5]. For wafer-scale integration however, defect-induced traps within the channel associated to the graphene transfer
process, as well as oxide traps, still affect the device behavior [6], [7]. The characterization of traps in GFETs is therefore
required at this stage of the technology in order to enhance device and circuit reproducibility by finding the adequate bias
conditions to diminish their impact on the overall device performance.
Trap mechanisms within GFET architectures have been experimentally characterized by observing the electrical device
characteristics obtained with time-dependent-voltage pulses [2]-[5], [8]-[12]. Different time constants related to trapping and
detrapping processes have been identified for different graphene technologies ranging over a large span of time, depending on
the location of the traps (bulk, oxide, channel, interfaces) [2], [8]-[11]. In most of the GFETs trap studies, the drain-to-source
voltage VDS signal has been varied over time while keeping the gate-to-source VGS constant [3], [5], [8], [11], [12] i.e., VDS-
induced hysteresis has been the main focus of such investigations rather than the trap impact on the device performance due to
vertical fields applied to the channel. The latter effect has been studied for a global-back-gate device with SiO2 dielectric [10]
and for top-gate devices with high-κ gate oxides [2] in order to obtain the trapping time constants of such specific technologies.
The impact of traps on analog/HF performance of GFETs has been rarely discussed. Some trapping processes can be too slow
in comparison to the targeted operation frequency (∼GHz), i.e., their impact is generally neglected based on this assumption
[9]. However, the DC bias point, required to activate the transistor for its dynamic operation, is still affected by traps, i.e.,
the drift of this point due to traps can induce reproducibility issues in GFET-based HF applications, as demonstrated for other
emerging transistor technologies [13], [14]. HF figures of merit (FoM) have been reported for GFETs measured under pulsed
bias conditions [3], [15], however, no trap-affected data have been shown in order to understand the difference in the dynamic
performance with and without hysteresis. As an alternative to overcome the challenging measurement setup required for pulsed
HF characterization [3], [13], the HF FoM of GFETs can be measured by considering a non-quiescent holding time large
enough for the traps to be inactive [16]-[18]. The latter is a useful approach to understand the internal device mechanisms
after removing the impact of traps. However, such holding time for trap-free characterization varies between technologies
and depends on the measurement history [2], [8]-[11]. Furthermore, in a practical HF scenario, GFET-based circuits should
This work has received funding from the European Unions Horizon 2020 research and innovation programme under grant agreements No
GrapheneCore2 785219 and No GrapheneCore3 881603, from Ministerio de Ciencia, Innovacin y Universidades under grant agreement RTI 2018-097876-
BC21(MCIU/AEI/FEDER, UE). This article has been partially funded by the European Regional Development Funds (ERDF) allocated to the Programa
Operatiu FEDER de Catalunya 2014-2020, with the support of the Secretaria dUniversitats i Recerca of the Departament dEmpresa i Coneixement of the
Generalitat de Catalunya for emerging technology clusters to carry out valorization and transfer of research results. Reference of the GraphCAT project:
001-P-001702.
A. Pacheco-Sanchez, N. Mavredakis, P. C. Feijoo and D. Jimnez are with the Departament d’Enginyeria Electro`nica, Escola d’Enginyeria, Universitat
Auto`noma de Barcelona, Bellaterra 08193, Spain (e-mails: AnibalUriel.Pacheco@uab.cat, Nikolaos.Mavredakis@uab.cat).
W. Wei, E. Pallecchi and H. Happy are with CNRS, UMR 8520IEMN, University of Lille, 59000 Lille, France.
ar
X
iv
:2
00
6.
15
88
9v
1 
 [c
on
d-
ma
t.m
es
-h
all
]  
29
 Ju
n 2
02
0
work under rapid pulsed biasing schemes rather than on a holding time-based scheme in order to compete with incumbent
technologies, e.g., in applications involving high-data rate communications with different pulse-based modulation schemes [19],
[20]. Hence, an alternative practical biasing method to achieve trap-free GFET performance for its use in HF applications is
required.
In this work, the trap-affected and trap-free performance of a buried-gate GFET technology is characterized with a standard
VGS-staircase sweep and with an opposing pulses sweep of VGS, respectively. The latter approach allows to study the
impact of traps on transistor performance indicators and it is a practical measurement scheme towards obtaining reproducible
characteristics for an application scenario. The impact of traps on the static and dynamic device performance is qualitatively
discussed. The charge neutrality voltage of trap-affected data presents a VDS dependence which is quantified here by a trap-
density related factor. An analytical drain current model describes well the transfer characteristics with and without hysteresis
by considering the impact of traps on the channel potential. The different results obtained for the analog intrinsic gain of
the transistor with trap-affected and trap-free synthetic data reveal the impact of trapping phenomena on important analog/HF
FoM.
II. DEVICE DESCRIPTION AND MEASUREMENT TECHNIQUES
A two-finger aluminium back-gated GFET has been characterized in this study. The device gate width wg and gate length
are 12× 2 µm and 300 nm, respectively (the transistor is a dual gate of 12 microns each). The single graphene layer has been
grown via chemical vapor deposition and it connects the Ni/Au source and drain contacts separated by a distance of 1 µm. The
oxidation of Al back-gate has been made prior the transfer of monolayer of graphene. A 4 nm thick Al2O3 dielectric layer is
then obtained. The gate is located at the same distance from source and drain contacts. More details on the fabrication process
and device layout can be found elsewhere [21].
Two different measurement techniques have been used for the experimental device characterization: staircase voltage sweep
and opposing voltage sweep. Fig. 1(a) shows a sketch of the VGS and VDS for the staircase sweep characterization. This standard
characterization scheme usually acquires the current data at the end of the pulse where a steady-state current is expected. This
steady-state in graphene devices however, depends on the technology and measurement history as elucidated by the wide span
of trap-time constants reported in different studies (from ns to s) [2], [5], [8]-[12], [18].
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Fig. 1. Sketch of the applied voltage signals over time for (a) staircase sweep and (b) opposing pulses sweep measurements.
The opposing sweep technique sketched in Fig. 1(b) diminishes the trap-effects since the measurement history is compensated
by the consecutive opposite bias pulses, i.e., in time-symmetric trapping and detrapping processes, the effects related to
remaining carriers trapped at the end of a positive or negative VGS pulse, if any, are counterbalanced by trapped carriers at
the consecutive pulse of similar magnitude but opposite bias. This reversible trapping effects technique has been previously
reported for devices with high-κ oxides [13], [22]-[24] but not exploited before for GFETs. Furthermore, this bias scheme is
less challenging to implement in contrast to a pulsed characterization technique and more practical in circuit applications than
a holding-time bias approach, e.g., in modulators required for high-data rate communications [19], [20].
Measurements with both techniques described above have been performed with a K4200 semiconductor characterization
system by applying consecutive forward and backward VGS-sweeps at room temperature. VDS has been kept constant. The
duration of the applied VGS signal is of ∼0.9 s which is large enough to consider trapping processes to be active according
to time constants in the same range obtained for GFETs [10], [11]. This is confirmed by the hysteresis observed in the
experimental section. Self-heating effects are expected to be much faster [11], [12] than the trapping processes characterized
with this pulse width. Notice that in contrast to other studies [3], [5], [8], [11], [12], the gate oxide traps are directly affected
by transitions of the applied vertical fields here.
III. EXPERIMENTAL INVESTIGATION
The channel potential of the device can be modified by interface or oxide traps capturing or releasing carriers since these
processes reduce the gate control, i.e., traps shield the channel potential from the applied voltage [25]. These trap effects have
a different impact on the device performance depending on the measurement technique. The transfer characteristics of the
device obtained via consecutive forward-backward sweeps with the staircase and opposing measurement techniques are shown
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Fig. 2. Transfer characteristics of the 300 nm-long GFET with (a) stair-case sweep and (b) opposing pulse sweep characterization. Markers are experimental
data and lines represent modeling results.
in Fig. 2. The typical ambipolar behavior of GFETs, separated by a charged neutrality voltage point identified as the Dirac
voltage VDirac = VGS|min(ID), can be observed.
The hysteresis in the experimental characteristics measured with forward and backward sweeps using the staircase technique
(Fig. 2(a)) is induced by trapping processes started during the forward sweep and continued during the change of sweep
direction. This leads to lower ID and higher VDirac in the backward sweep compared to the forward sweep at VGS > VDirac.
The release of trapped carriers at VGS < VDirac during the backward sweep affects positively the channel potential [8], i.e.,
higher ID is observed in contrast to the acquired during the former sweep. The reduced hysteresis observed at more negative
VGS can be associated to the device reaching a steady-like-state.
The almost negligible hysteresis observed in the transfer characteristic measured with the opposing pulse technique, as
observed in Fig. 2(b), can be explained by trapping and detrapping processes with quasi-symmetrical time constants and by
the compensating effect due to opposing polarity pulses as mentioned in Section II. The transconductance (gm = ∂ID/∂VGS)
and output conductance (gd = ∂ID/∂VDS) plots in Figs. 3 and 4, make the hysteresis in the staircase sweeps more evident.
The slight observed hysteresis in the opposing sweep data at high VDS can be related to hot carriers-induced [2] asymmetric
trapping processes which can not be counterbalanced with this technique.
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Fig. 3. Transconductance versus VGS at different VDS of a 300 nm-long GFET with (a) stair-case sweep and (b) opposing pulse sweep characterization.
Markers are experimental data and lines represent modeling results.
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Fig. 4. Output conductance versus VDS at different VGS of a 300 nm-long GFET with (a) stair-case sweep and (b) opposing pulse sweep characterization.
Transistor performance indicators oftenly used to project the device HF performance are the maximum point of the
transconductance gm,max and a low value of gd. Due to traps, however, the bias-point and the magnitude of each of these
parameters differ in each measurement run. E.g., by analyzing the sweeps with the staircase technique, |gm,max| is found at
different VGS and its magnitude differ in comparison to the same metric obtained with both sweeps using the opposing pulse
technique. Furthermore, a |gm,max| equal to 634 µS at the highest VDS obtained with trap-affected data is ∼21 µS lower than
the same metric observed at the same VDS with trap-free data. A large difference between trap-affected and trap-free data is
observed for the output conductance (Fig. 4). In addition to the distinct values obtained in each case, the bias dependence of
trap-affected data is notoriously different between different sweeps. Variations in the operating bias point and magnitude of gm
and gd can mislead the expected analog/HF performance projections based on this parameter such as the maximum oscillation
frequency.
In order to explicitly show the impact of traps on analog/HF FoMs, the intrinsic/extrinsic cutoff frequency ft,i/e and the
extrinsic maximum oscillation frequency fmax,e have been estimated from the trap-affected and trap-free data of the device by
an approximation based on a small-signal model of GFETs [1], [27]. An average gate capacitance of 42 fF obtained elsewhere
[21] for the device used here has been considered. An effective physical gate resistance [26] of 4.9 Ω has been calculated. A
contact resistance value (see Table I), required for the intrinsic transconductance and intrinsic output conductance, has been
extracted from the experimental data with a method presented elsewhere [27]. The obtained HF FoM have been shown in Fig.
5 for the forward sweep of each technique.
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Fig. 5. Trap-affected (staircase sweep) and trap-free (opposing sweep) calculated (a) intrinsic and extrinsic cutoff frequency and (b) extrinsic maximum
oscillation frequency versus VGS of the device under study.
The magnitude and bias-dependence of the HF FoMs differ due to traps affecting differently the channel potential. The
trap-induced bias drift and the value of ft,e and fmax,e can affect critically GFET-based HF circuits performance, e.g., by
misleading the design for a specific bias point of matching or stability networks connecting the device with other stages of a
monolithic circuit [28].
Other transistor performance indicators obtained with the different characterization techniques are shown in Table I at the
highest VDS used here. For comparison purposes, VDirac has been taken as a reference point, i.e., ID,p/n = ID|VGS=VDirac∓0.5V,
where the subindexes p and n indicate that the data is taken at the p-type (VGS < VDirac) or n-type (VGS > VDirac) part of the
transfer curve. The contact resistance RC has been extracted [27] at the corresponding linear unipolar region of the transistor
operation.
TABLE I
TRANSISTOR PERFORMANCE INDICATORS AT VDS = 0.3 V OF THE 300 nm GFET USING DIFFERENT CHARACTERIZATION TECHNIQUES
staircase opposing
param. forwardsweep
backward
sweep
forward
sweep
backward
sweep
VDirac
(V)
0.8 0.9 0.9 0.9
ID,p/wg
(µA/µm) 31.45 31.41 29.04 29.25
RC,p · wg
(kΩ · µm) 6.61 7.57 6.97 6.71
ID,n/wg
(µA/µm) 28.28 29 28.53 28.36
RC,n · wg
(kΩ · µm) 12.35 13.89 13.5 13.1
The shielding of the channel potential due to traps leads to an offset in VGS, i.e., the same current level is obtained at
different applied vertical fields in staircase sweeps. Trap-free data enables the reproducibility of these carrier current levels
despite the measurement history. Larger differences in the contact resistivity from trap-affected data in comparison to the same
parameter obtained with opposing pulses are due to the consideration of a bias range rather than a bias point related to the
RC-extraction method [27], i.e., hysteresis in this value is scaled up. A wrong estimation of this parameter could mislead the
technology development.
IV. MODELING-ENABLED ANALOG PERFORMANCE ASSESSMENT
The need for an analytical current-voltage (IV) model that will accurately predict the behavior of both trap-free and trap-
affected data is crucial for better comprehending these phenomena. Such a model is proposed in this section based on the one
derived in [29] and on the experimental empirical observations presented above. The basic electrostatic equation of a one-gated
graphene transistor without the impact of traps leads to an expression for the net charge in graphene given by [29], [30]
Qnet(x) = Cox (VGS − VGSO − Vc(x)− Vch(x)) , (1)
where Vc and Vch are the chemical and the channel potential at channel position x, respectively. The chemical potential accounts
for the voltage drop across the quantum capacitance along the channel. VGS − VGSO is the gate voltage overdrive with VGSO
used as a model parameter and Cox is the oxide capacitance per unit area. By considering a straightforward approach [29]
in which Qnet approaches to 0 at the charge neutrality point and the channel potential is averaged over the channel such as
Vch ∼ VDS/2, the Dirac voltage is calculated here as VDirac ≈ VGSO + VDS/2 [29].
At the presence of traps, Eq. (1) is modified as
Qnet,tr(x) = Cox (VGS − VGSO,tr − Vc(x)− Vch(x)) , (2)
with VGSO,tr = VGSO −DVtr +KtrVDS/2. The term DVtr − KtrVDS/2 corresponds to the induced potential due to trap
density1 Ntr = Cox(DVtr −KtrVDS/2)/q with q as the electron charge. DVtr and Ktr are the new defined model parameters
where the first corresponds to the shift of VDirac due to trap impact while the latter embraces the VDS dependence of this shift.
Trap-affected VDirac is now calculated as VDirac,tr = VGSO −DVtr + (Ktr + 1)VDS/2. Notice that the VDS-dependence of a
trap-affected Dirac voltage related to hot carriers [2], [31] has not been considered in other straightforward compact GFET
model [32]. In order to incorporate the above effects in the ID model, VGSO,tr is used instead of VGSO in Eqs. (1) and (4) of
[29] for the potential calculation.
The model accurately captures experimental ID and gm data as illustrated in Figs. 2 and 3 for all available sweeps in the
p-type region. The asymmetric experimental n-type behavior with respect to the p-type region is not described by the model due
to an inherent symmetric condition as discussed elsewhere [17]. In the following, the discussion is for the transistor operating
in the p-type region. The extracted model parameters are shown in Table II where µ is the mobility, ρ0 the residual charge
density and ~Ω the phonon energy. The impact of the traps mostly contributes to the shift of the VDirac through DVtr and Ktr
parameters which is more intense at the forward sweep while the rest of the model parameters are the same for both trap-free
and trap-affected data. Having both data sets available, permits a reliable parameter extraction procedure. In more detail, from
the opposing sweep all the model parameters apart from ~Ω can be extracted from low VDS regime while the precise fitting
of the data at high VDS by just adjusting ~Ω is a good indicator that impact of the traps is negligible; in such case DVtr and
Ktr are deactivated. The latter are extracted afterwards in forward and backward sweeps.
TABLE II
IV MODEL EXTRACTED PARAMETERS
parameter units forward backward opposing
µ cm2(Vs)−1 135 135 135
VGSO V 0.68 0.68 0.68
ρ0 cm−2 1.55 × 1012 1.55 × 1012 1.55 × 1012
RC/2 Ω 116 116 116
~Ω meV 10 10 10
DVtr mV 250 70 0
Ktr – 1.05 0.5 0
Fig. 6(a) depicts both experimental and simulated VDirac for trap-free and trap-affected cases versus VDS. The model is
extended to higher VDS values where after a point, VDirac of forward and backward sweeps become larger than the one of
opposing case. This can be justified in terms of the different VDS dependence of trap-free and trap-affected channel potential.
When traps are present, this dependence is (Ktr + 1)VDS/2 instead of VDS/2 in the case they are not there, as shown before.
Experimental trap density is calculated as Ntr = ∆VDiracCox/q where ∆VDirac is the shift of the measured VDirac such as
∆VDirac = VDirac−opp − VDirac−fwd/bwd, respectively while Ntr can be also calculated by the model as mentioned previously.
Both are illustrated in Fig. 6(b) versus VDS where the trapping and detrapping processes can be ellucidated for voltages lower
and higher than the minimum point of the curve, respectively. The minimum point of the Ntr(VDS) plot corresponds to a
change of polarity of the term DVtr −KtrVDS/2.
The model results in Fig. 6 confirm the increasing impact of traps with VDS on device performance ellucidated by experimental
data, specially on gd (see Fig. 4). Trapping and detrapping processes can be simultaneously enabled at the same VDS, e.g., at
0.4 V, where traps are still being filled during a forward VGS sweep while in the backward sweep other traps can either start to
release carriers or been enhanced by hot carriers [2], [31] as suggested by the increase of the modeled Ntr at this bias point.
Synthetic intrinsic gain G = gm,i/gd,i, calculated with the simulated data2, is depicted in Fig. 7 for different VGS at the
p-type region for two high negative VDS values in order to ensure both the p-type operation of the device and that G exceeds
1Absolute values are considered. See results and discussions of Fig. 6(b)
2VGS,i = VGS − IDRC/2 and VDS,i = VDS − IDRC with RC values of Table II.
(a) (b)
Fig. 6. Measured and simulated Dirac voltage (a) and absolute value of the trap density (b) versus VDS for all available sweeps. Markers: data, lines: model.
The different slopes of the plots in (a) are pointed out.
unity. It is evident that traps can affect tremendously this important analog FoM as well by affecting the DC bias point and
consequently resulting in a false-positive result, i.e., an overestimated trap-affected G that can not be exploited in circuit
applications since it depends on the measurement history of the device. A more reliable result is the one obtained with the
diminished impact of traps which can be reproduced and used in circuits by using an appropiate biasing scheme.
Fig. 7. Simulated intrinsic gain at different bias for all available sweeps.
The higher impact of traps on gds observed in the experiments (cf. Fig. 4) is also confirmed with the model since the larger
the VDS, the more trapping/detrapping mechanisms can be enabled (higher Ntr). In contrast, the trap-affected ID changes
slowly with the vertical applied fields, i.e., gm is mainly shifted in VGS but not in magnitude (Ntr shifted in VGS). This is
confirmed with the simulated gm,i and gd,i plots at different bias shown in Fig. 8.
(a) (b)
Fig. 8. Simulated intrinsic (a) transconductance and (b) output conductance versus an effective gate voltage VGEFF.
The effect of traps can be claimed to be diminished regardless the characterization technique if the difference of VDirac
with VGS is compensated, i.e., by a VGEFF = VGS − VDirac,tr for the staircase sweeps and VGEFF = VGS − VDirac for the
opposing sweeps. At VGEFF = 0 V the values of the simulated gm,i and gd,i are the same for all sweeps at the same VDS as
shown in Fig. 8. This implies similar G at such bias. However, the condition of identical trap-affected characteristics required
to exploit this feature is challenging to reproduce in practical scenarios since they are strongly affected by the measurement
history. Hence, trap-free data should be always considered for feasible and reproducible device characteristics.
V. CONCLUSION
Consecutive opposite bias pulses applied to a fabricated graphene transistor have been used here in order to diminish the
impact of trapping processes on the device performance. This biasing scheme is more practical than the holding time approach
generally used to obtain trap-free data. In contrast to other GFET studies focused on the device response to varying lateral
field in the channel, the opposing pulses stressing the gate of the device here have enabled the observation of trapping effects
due mainly to available states in the oxide, i.e., the channel potential is shielded from the applied vertical field due to traps.
Trap-affected and trap-free static characteristics have been experimentally observed and qualitatively discussed. The oftenly
overlooked impact of traps in analog/HF figures of merit has been shown here with calculations of the cutoff frequency and
maximum oscillation frequency based on experimental data. The dynamic response can differ from the expected due to the
DC bias-point drift induced by trapping processes. Trap-free data obtained with practical bias schemes, e.g., by the opposing
pulse technique, can ease the design of matching networks for GFETs in high-frequency circuits by providing reproducible
characteristics.
An analytical drain current model has been able to reproduce trap-free and trap-affected data by considering the impact of
traps on the device electrostatics. Two empirical factors have been obtained to describe the VDirac shift and its VDS dependence
for the trap-affected data. The trap density obtained from experimental data has been also reproduced by using the model
parameters. The synthetic trap density over bias reveals also the effect of trapping and detrapping processes. An important
analog figure of merit such as the intrinsic gain has been obtained here from the simulated data. Similar to HF results, an
important difference is observed for this analog metric between trap-affected and trap-free results. Traps affect not only the
biasing point but the magnitude of the intrinsic gain.
The impact of traps should be always considered in order not to spoil the analog/HF performance of GFETs. A practical
and straightforward biasing scheme as the one used here as well as the modeling approach presented in this work can be
convenient for both obtaining the trap-free device performance and exploiting the device dynamic characteristics in circuits.
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